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1571 ABSTRACT 
A technique for fabricating a semiconductor heteros- 
tructure by growth of a ternary semiconductor on a 
binary semiconductor substrate from a melt of the ter- 
nary semiconductor containing less than saturation of at 
least one common ingredient of both the binary and 
ternary semiconductors wherein in a single temperature 
step the binary semiconductor substrate is etched, a p-n 
junction with specific device characteristics is produced 
in the binary semiconductor substrate by diffusion of a 
dopant from the melt and a region of the ternary semi- 
conductor of precise conductivity type and thickness is 
grown by virtue of a change ifi the melt characteristics 
when the etched binary semiconductor enters the melt. 
10 Claims, 5 D r a h g  Figures 
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SEMICQNDU,$TQR STRUCTURE 
rein was made in perfor- 
under NASA Contract No. NAS-1- 
12812 and is subject to the provisions of Section 305 of 
the National Aeronautics and Space Act of 
STAT 435,42 USC 2457). 
This is a divisional application of application 
No. 744,012 filed Nov. 22, 1976 now U.S. 
4,122,476. 
THE INVENTION 
ctures have been receiving 
attention in the art because of the added capabilities in 
device parameters that are made available to the device 
designer using these structures. As the art is developing, 
devices are appearing involving not only electrical con- 
duction properties but also photoelectric conversion 
properties. Where both of these properties are em- 
ployed in the same structure new considerations be- 
come involved in the operating regions of the device. 
For example, thicknesses of regions may effect not only 
carrier transport but also waveguide properties and 
transparency to light and a p-n junction may require not 
only electrical conduction front-to-back ratios but also 
the junction may require particularly good minority 
carrier diffusion adjacent thereto for optical efficiency. 
The semiconductor heterostructures and the techniques 
by which they have been fabricated have not yielded as 
great a control as the development of the art could use. 
SUMMARY OF THE 
The invention relates to a semiconductor structure 
made by a technique of alloying, diffusion and regrowth 
from the alloy whereby a substrate of a binary semicon- 
ductor one conductivity type is brought into contact 
with an alloy of a ternary semiconductor having ingre- 
dients in common with those of the binary semiconduc- 
tor and which is unsaturated with respect to the at least 
one of the ingredients of the binary semiconductor and 
which further includes a conductivity type determining 
impurity opposite that in the binary semiconductor 
member at a temperature sufficient to permit etching of 
part of the binary semiconductor substrate material, and 
growing at the same temperature out of the same alloy 
melt, which has now changed character due to the 
material etched from the binary semiconductor sub- 
strate, a region of the ternary 
opposite conductivity type to tha 
the conductivity type determini 
diffuses readily then the alloy may be kept in contact for 
a sufficient time to permit the impurity to form a p-n 
junction in the binary semiconductor and to lengthen 
the minority carrier lifetime in the binary semiconduc- 
tor adjacent to the p-n junction. The technique provides 
control of such parameters as region thickness and 
bandgap gradient, conductivity magnitude, p-n junction 
positioning and parallelism, and minority carrier diffu- 
sion length adjacent to and within a p-n junction. 
DESCRIPTION OF 
FIG. 1 shows an embodimen 
FIG. 2 is a schematic vie solar energy con- 
verter embodiment made in accordance with the inven- 
tion. 
i, 
L 
FIG. 3 is a cross-sectional photomicrograph for a p-n 
junction made in accordance with the invention illus- 
trating region thickness control, junction parallelism 
and crystal plane variations. 
FIG. 4 is a top view photomicrograph of a surface of 
a device made in accordance with the invention illus- 
trating the variations at the surface. 
FIG. 5 is a graph of the relationship of quantum effi- 
ciency vs. photon energy for the device of FIG. 2. 
5 
DETAILED DESCRIPTION 
Referring to FIG. 1 an illustrative embodiment struc- 
ture in accordance with the invention is shown with 
specific selected materials to show specific properties. 
The structure of FIG. 1 is made up of a substrate 1 of 
a semiconductor material with a first conductivity type 
for example, n-type GaAs. Contiguous therewith at a 
p-n junction 2 is a region of the same material as the 
substrate 3 of opposite conductivity type for example, 
20 p-type GaAs. A region 4 of a ternary semiconductor 
material with a graded band-gap is shown contiguous 
with the region 3 at a transition line 5. The region 4 may 
for example, be p-type Gal -,Al,As. 
The performance of electrons and holes in the struc- 
25 ture of FIG. 1 may be seen from the energy level dia- 
gram in the figure that is correlated with the regions of 
the structure. In this diagram it will be seen that elec- 
trons identified by the symbol (-) are urged across the 
p-n junction 2 by the drift field produced by the graded 
30 bandgap in the region 4. The holes identified by the 
symbol (+) move across the p-n junction 2 to an energy 
position adjacent the fermi level. 
The electrons photoproduced in region 4 identified 
by the symbol (-) are urged across the p-n junction by 
35 the graded bandgap of region 4. This same graded band- 
gap also prevents electrons in region 3 from diffusing to 
the surface of region 4 where they could be lost. 
The movement of the holes (+) and electrons (-) 
together give rise to the photocurrent of the device. For 
40 a solar cell this current is commonly referred to as short 
circuit current. 
The structure of FIG. 1 is produced by contacting a 
binary semiconductor substrate of a particular conduc- 
tivity type for example, n-type GaAs with a ternary 
45 semiconductor melt with several characteristics. The 
melt contains the ingredients of a ternary semiconduc- 
tor material and is capable of forming an alloy with the 
binary semiconductor at a temperature lower than the 
melting temperature of the binary semiconductor sub- 
50 strate, it contains a conductivity type determining impu- 
rity capable of converting the binary semiconductor 
substrate by diffusion. The concentrations are such that 
at a temperature less than the melting temperature of 
the binary semiconductor substrate the melt is not satu- 
55 rated with the ingredients of the binary semiconductor 
and etches away a portion of the binary semiconductor 
substrate. The conductivity type determining impurity 
diffuses into the binary semiconductor substrate to form 
the p-n junction 2. 
The duration of the time at the alloying temperature 
for the positioning of the p-n junction is governed by 
the diffusion coefficient of the impurity involved, its 
concentration, the atomic spacing of the substrate and 
the temperature. The melt proportions are selected such 
65 that the dissolved binary semiconductor substrate mate- 
rial that is etched, alters the melt characteristics, so that 
material of the ternary semiconductor is epitaxially 
grown on the binary semiconductor substrate. Since the 
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melt contains a conductivity type determining impurity 
the region 4 will have a conductivity type correspond- 
ing to that impurity. Further since the ternary melt 
proportions are preselected, these proportions can be 
arranged so that as the ternary semiconductor in the 
region 4 grows its composition changes with distance 
producing the graded bandgap providing the drift field 
shown in the energy diagram of FIG. 1. The alloy is 
kept in contact for a longer time which operates to 
greatly lengthen the minority carrier diffusion length 
adjacent to and within the junction. 
In essence an interdependent combination of constitu- 
ents and processing steps are set forth whereby a special 
melt is arranged that exhibits undersaturated character- 
istics with respect to a substrate at an alloying tempera- 
ture. The melt first etches away a portion of the sub- 
strate then becomes saturated as a result of the etched 
material and grows a region of a different material out 
of the melt. A conductivity type determining impurity 
in the melt forms a p-n junction in the substrate by 
diffusion and a graded bandgap region in the grown 
region forms as growth progresses. The heat cycle not 
only has temperature considerations for alloying and 
diffusion but also is of longer duration than would be 
needed for alloying and regrowth and this duration 
produces an unexpected improvement in minority car- 
rier lifetime in the substrate and in the grown material. 
The longer time cycle which produces the enhanced 
minority carrier lifetime results in a substantially im- 
proved device. The reason is not understood at this 
writing. Some explanations may be imperfection anneal- 
ing, gettering of undesirable impurities and crystalline 
stress reduction but it may be none of these. 
It will also be apparent from the above principles that 
the conductivity type of the ternary semiconductor can 
be different from that of the binary thereby producing a 
graded ternary semiconductor region of a conductivity 
type opposite to that of the binary substrate, thereby 
producing a structure found useful in the art. 
Referring next to FIG. 2 a solar cell 7 embodiment of 
the structure in accordance with the invention is shown. 
The structure involves a device body having a substrate 
1 forming a p-n. junction 2 with a p-region 3 which in 
turn is contiguous at a line 5 with a region 4 of another 
semiconductor. Both the junction 2 and the demarca- 
tion line 5, while parallel, are shown as having step-like, 
crystalline plane conforming variations 8. This is the 
result of the etching by the melt in processing, proceed- 
ing preferentially along crystallographic planes. The 
variations 8 have particularly beneficial light scattering 
effects in devices where the region between the junc- 
tion 2 and the demarcation line 5 is used for optical 
properties such as a laser cavity or as a solar light ab- 
sorbing junction. These variations 8 may be more 
clearly seen by referring to the photomicrograph of 
FIG. 3 wherein the regions 4 and 3, while parallel, 
exhibit the step-like variations 8 described. The FIG. 3, 
having the magnification on the photograph, is of assist- 
ance in giving an appreciation of the scale to set forth 
the fact that the region 4 can be grown to a thickness 
sufficient for the drift field but thin enough to permit for 
all the regions of FIG. 2 to be photoactive. An external 
grid contact 9 is placed on the top surface and similarly 
an ohmic contact 10 is made to the substrate 1. 
Referring next to FIG. 4 a top view photomicrograph 
bearing a magnification scale legend is provided to 
illustrate the variations 8 which are carried to the sur- 
face of the grown region 4. 
4 
While in the light of the teaching many specific em- 
bodiments of the invention will occur to one skilled in 
the art the following detailed procedure, materials and 
specifications are set forth as a starting place to apply 
5 the principles of the invention. 
The solar cell of FIG. 2 may be constructed by em- 
ploying as the substrate 1 an n-type GaAs crystal with 
an impurity concentration of about 1-2 x 1Watoms/cc. 
A melt is made up of 2.5 grams of gallium, 0.035 grams 
10 aluminum and from 0.035 to 0.100 grams of zinc. The 
melt is heated from 700' to 900" C. and specifically to 
850" C. for example, in the presence of an excess of 
gallium arsenide for 30 minutes. The excess GaAs is 
then removed and the temperature of the melt is raised 
15 15' C. higher or for example, to 865" C. over 850" C. 
The melt at this temperature is brought into contact 
with the substrate 1 where it is maintained from about 
10 to 30 minutes and then separated. Alternatively the 
melt may be heated from room temperature to 
20 700"-900" C. and specifically 850" C. in the presence of 
the GaAs substrate for 30 minutes and then separated. 
In this one growth procedure a solar cell 7 is produced 
in which a portion of the n-type substrate 1 is doped 
with Zn and converted to a 0.2 to 2 . 0 ~  thick p-type 
25 region 3 forming a p-n junction 2 and thereover a 
GaAlAs region that is 0.2-0.4~ thick and doped with 
Zn. The region 4 is equipped with a grid structure 
ohmic contact 9 covering 6 to 8% of the area by evapo- 
rating palladium 500 A thick covered by aluminum 0 . 5 ~  
30 thick. The ohmic contact 10 is made of a GaInSn alloy. 
The device is then annealed at 250' C. for 5 minutes to 
reduce resistance. An antireflective filom coating of tita- 
nium dioxide, not shown, about 600 A thick is applied 
over the surface of region 4. 
A device produced as described above exhibits the 
following properties: 
35 
AM0 A M 1  
40 Short Circuit Current 33 milliamperes/ 27.8 milliamperes/ 
sq. cm. sq. cm. 
Open Circuit Voltage 0.99 volts 0.976 volts 
Fill Factor 0.77 0.76 
Efficiency 18.5% 21.9% 
45 where AM0 (Air Mass 0)  IS the erfraterresfmal solar spectrum; 
AMI (Air Mass I )  IS the terrestnal solar spectrum. 
the Fill Factor is another standard measunng the device power capability. 
Referring next to FIG. 5 the spectral response of the 
above-described solar cell is shown illustrating a quan- 
50 tum efficiency which is the number of collected photo- 
carriers per incident photon as a function of photon 
energy, both with and without the antireflective coat- 
ing. The curve rises rapidly from zero to nearly 1 at a 
photon energy of approximately 1.4 eV and corre- 
55 sponds to the bandgap of gallium arsenide. Above 1.4 
eV the quantum efficiency remains constant and nearly 
unity for a broad range of photon energies illustrating 
the thin region 4 and the improvement in elements 3, 2 
and 1 with respect to photon energies. 
What has been described is a technique of semicon- 
ductor structure manufacturing wherein an unsaturated 
melt of a multi-ingredient semiconductor having in 
common at least one ingredient with a semiconductor 
substrate, etches a part of the semiconductor substrate 
65 and the etched material changes the melt to super- 
saturated at the etched interface depositing a region of 
the multi-ingredient semiconductor material epitaxial 
with the first. Impurities in the melt operate to impart 
60 
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conductivity type. Impurity concentration and the tim- materials and opposite in type to said binary semicon- 
ing, positions a diffused junction and enhances carrier ductor material. 
lifetime. The structure has been illustrated as a high 7. The process Of fabricating a semiconductor StrUC- 
efficiency solar cell although as will be appreciated by ture having epitaxially contiguous regions of first and 
one skilled in the art in the light of the principles set 5 second semiconductor material comprising in combina- 
forth, many structures may be fabricated. tion the steps of forming a melt of a first semiconductor 
material at a first temperature in the presence of an 
The process of fabrication of a semiconductor excess of said second semiconductor material; contacting a substrate of a second semiconductor 
material with said melt at a temperature higher structure having epitaxially contiguous regions of first 
than said first temperature whereby an epitaxially and second semiconductor materials comprising in 
contiguous region of said first semiconductor mate- combination, the steps of contacting a substrate of a first 
rial is regrown on said second semiconductor mate- semiconductor material with a melt of a second semi- 
conductor material having the characteristics that the rial from said melt into which a portion of said 
melt is undersaturated at the contacting temperature 15 second semiconductor material has dissolved; and 
and that it becomes supersaturated as a result Of the separating said substrate and the remains of said melt. 
presence of said first semiconductor material dissolved 8. The process of claim 7 wherein said first semicon- 
into said melt, and separating said substrate and said ductor is gallium aluminum arsenide and said second 
melt. semiconductor is gallium arsenide. 
9. The process of claim 8 wherein said melt contains 
ductor is gallium arsenide and said second semiconduc- an impurity capable of serving as a conductivity type 
tor is gallium aluminum arsenide. determining impurity in both said first and said second 
3. n e  process of claim 2 wherein said melt contains semiconductor materials of a type opposite to the con- 
a conductivity type determining impurity compatible ductivity type of said second semiconductor material, 
with both said first and said second semiconductor ma- 25 Said impurity further being capable Of diffusing into said 
terials and opposite in type to that of substrate second semiconductor material at said COntaCting tern- 
material. perature. 
4. The process of fabrication of a semiconductor 10. The process of fabricating a light-electrical en- 
forming a melt of gallium, aluminum, arsenic and zinc ternary and a binary semiconductor material having at at a first temperature in the presence of gallium 
arsenide; least one common ingredient comprising in combina- tion forming an unsaturated melt of said ternary semi- an 
n-conductivity type gallium arsenide substrate with conductor material, at least with respect to said com- 
mon ingredient, etching a portion of a binary semicon- 35 =id melt at a temperature higher than said first 
ductor material with said melt, growing from said same temperature whereby an epitaxially continguous 
melt a region of said ternary semiconductor material zinc doped p-conductivity type region of gallium 
epitaxially contiguous with said binary semiconductor aluminum arsenide is regrown on said gallium arse- 
material, and separating said melt. nide substrate from said melt in which a portion of 
said substrate of gallium arsenide h a  dissolved; 
conductor is gallium arsenide and said ternary semicon- removing the remainder of said melt, and 
ductor is gallium aluminum arsenide. applying contacts to said gallium arsenide substrate 
6. The process of claim 5 wherein said melt includes and to a said regrown region of gallium aluminum 
a conductivity type determining impurity compatible arsenide. 
What is claimed is: 
10 
2. The process of claim 1 wherein said first semicon- 20 
structure having epitaxially contiguous re@ons of a ergy converter comprising in combination: 
30 
contacting for a period greater than 
5. The process of claim 4 wherein said binary semi- 40 
with both said ternary and said binary semiconductor 45 * * * * *  
50 
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